



1. Answer ONE question from each MODULE and Question 1 & 2 is compulsory.
2. Any missing Data can be suitably assumed.

Page 1 of 2

Module – 4					
Q5	a	Recall Recurrent Neural Networks with examples.	6	1	L1
	b	Summarize important design patterns for recurrent neural networks with necessary equations.	6	1	L2
	c	Model the Recursive Neural Networks.	8	2,5	L3
OR					
Q6	a	Construct Encoder-Decoder Sequence-to-Sequence Architectures	6	1	L1
	b	Infer the Long Short-Term Memory and Other Gated RNNs.	6	1	L2
	c	Build Optimization for Long-Term Dependencies.	8	2,5	L3
Module – 5					
Q7	a	Define n-grams in Natural Language Processing.	6	2	L1
	b	Apply Large-Scale Deep Learning for accuracy and the improvement of the complexity.	6	1	L3
	c	Analyze speech recognition to map acoustic signal containing a spoken natural language utterance into the corresponding sequence.	8	4	L4
OR					
Q8	a	What is class-based language model.	6	2	L1
	b	Construct Computer Vision along with its preprocessing.	6	1	L3
	c	Examine various applications of deep learning.	8	4	L4

Page 1 of 2

<b>Q6</b>	<b>a</b>	Illustrate any four logical operations in ARM cortex M3	<b>4</b>	<b>2</b>	<b>L2</b>
	<b>b</b>	If register R1 contains the value 0xB65812C7, determine the value of R0 after executing the following ARM Cortex-M3 instructions i) REV.W R0 , R1 ii) REV16.W R0 , R1 iii) REVSH.W R0 , R1 iv) RBIT.W R0 , R1	<b>8</b>	<b>2</b>	<b>L3</b>
	<b>c</b>	Develop C Program for the ARM Cortex-M3 Microcontroller to blink an LED using GPIO.	<b>8</b>	<b>4</b>	<b>L4</b>
<b>Module – 5</b>					
<b>Q7</b>	<b>a</b>	Differentiate between Monolithic and Micro-kernel	<b>4</b>	<b>3</b>	<b>L2</b>
	<b>b</b>	What is inter-process communication? Discuss message passing and the shared memory concept of IPC.	<b>8</b>	<b>3</b>	<b>L2</b>
	<b>c</b>	Three processes with process IDs P1,P2,P3 with estimated completion time 10,5,7 milliseconds respectively enters the ready queue together in the order P1,P2,P3 .Calculate the waiting time and Turn Around Time (TAT) for each process and the average waiting time and Turn Around time using FCFS scheduling algorithm.	<b>8</b>	<b>3</b>	<b>L4</b>
<b>OR</b>					
<b>Q8</b>	<b>a</b>	Define Real-Time Operating System (RTOS) and differentiate between Hard RTOS and Soft RTOS.	<b>4</b>	<b>3</b>	<b>L2</b>
	<b>b</b>	With a neat diagram, explain the states of a process with a transition diagram.	<b>8</b>	<b>3</b>	<b>L2</b>
	<b>c</b>	Three processes with process IDs P1,P2,P3 with estimated completion time 10,5,7 milliseconds respectively enters the ready queue together in the order P1,P2,P3 .Calculate the waiting time and Turn Around Time (TAT) for each process and the average waiting time and Turn Around time using SJF scheduling algorithm.	<b>8</b>	<b>3</b>	<b>L4</b>




**(An Autonomous Institute under VTU, Belagavi)**

**1<sup>st</sup> SEMESTER M.Tech DEGREE SEMESTER END EXAMINATIONS APRIL 2025**

<b>Course:</b>	<b>DIGITAL CIRCUITS AND LOGIC DESIGN</b>			
<b>Course Code:</b>	<b>MEC103</b>	<b>Program:</b>	<b>M.Tech in Digital Communication &amp; Networking</b>	
<b>Max Marks:</b>	<b>100</b>		<b>Duration:</b>	<b>03 Hours</b>

1. Answer ONE question from each MODULE and Question 1 & 2 is compulsory.
2. Any missing Data can be suitably assumed.

Page 1 of 3

	<b>b</b>	Outline the merger graph in detail with a suitable example	<b>8</b>	<b>3</b>	<b>L2</b>
	<b>c</b>	Apply the Boolean difference method to test of the circuit shown in Fig.Q.4(c) with a fault $y$ - SA0 	<b>8</b>	<b>3</b>	<b>L3</b>

#### Module – 4

Q5	a	Define the Following with respect to sequential machine (i) Closed partition (ii) Lattice	4	4	L1																							
	b	Illustrate Autonomous clock in the sequential machines	8	4	L2																							
	c	Solve the $\Pi$ - lattice of the machine shown Table – 5(c) below <table><tr><td></td><td colspan="2"><math>NS</math></td></tr><tr><td><math>PS</math></td><td><math>x = 0</math></td><td><math>x = 1</math></td></tr><tr><td><math>A</math></td><td><math>E</math></td><td><math>B</math></td></tr><tr><td><math>B</math></td><td><math>E</math></td><td><math>A</math></td></tr><tr><td><math>C</math></td><td><math>D</math></td><td><math>A</math></td></tr><tr><td><math>D</math></td><td><math>C</math></td><td><math>F</math></td></tr><tr><td><math>E</math></td><td><math>F</math></td><td><math>C</math></td></tr><tr><td><math>F</math></td><td><math>E</math></td><td><math>C</math></td></tr></table>		$NS$		$PS$	$x = 0$	$x = 1$	$A$	$E$	$B$	$B$	$E$	$A$	$C$	$D$	$A$	$D$	$C$	$F$	$E$	$F$	$C$	$F$	$E$	$C$	8	4
	$NS$																											
$PS$	$x = 0$	$x = 1$																										
$A$	$E$	$B$																										
$B$	$E$	$A$																										
$C$	$D$	$A$																										
$D$	$C$	$F$																										
$E$	$F$	$C$																										
$F$	$E$	$C$																										

#### OR


<b>Q6</b>	<b>a</b>	Define the Following with respect to sequential machine (i) implication graph (ii) partition pair	<b>4</b>	<b>4</b>	<b>L1</b>
	<b>b</b>	Illustrate how the state assignment can reduce the structure of a sequential machine	<b>8</b>	<b>4</b>	<b>L2</b>
	<b>c</b>	Derive the following theorems: i) The equivalence partition is unique. ii) If two states $S_i$ and $S_j$ of machine 'M' are distinguishable, then they are distinguishable by a sequence of length $n - 1$ or less, where $n$ is the number of states in 'M'	<b>8</b>	<b>4</b>	<b>L3</b>

#### Module – 5

Q7	a	Define the following (i) Input-consistent (ii) Output-consistent with respect to machines and explain.	4	5	L1																	
	b	Make use of the general procedure for the fault detection experiment for the machine that has a distinguishable sequence with repeated symbols.	8	5	L3																	
	c	Examine the diagnosable sequence machine and construct the testing table and graph for machine shown in Table Q.7(c). <div><table><tr><td>PS</td><td colspan="2">NS, Z</td></tr><tr><td></td><td>X=0</td><td>X=1</td></tr><tr><td>A</td><td>B,0</td><td>D,0</td></tr><tr><td>B</td><td>A,0</td><td>B,0</td></tr><tr><td>C</td><td>D,1</td><td>A,0</td></tr><tr><td>D</td><td>D,1</td><td>C,0</td></tr></table></div>	PS	NS, Z			X=0	X=1	A	B,0	D,0	B	A,0	B,0	C	D,1	A,0	D	D,1	C,0	8	5
PS	NS, Z																					
	X=0	X=1																				
A	B,0	D,0																				
B	A,0	B,0																				
C	D,1	A,0																				
D	D,1	C,0																				



OR																						
Q8	a	Explain an experiment and classify the types of experiments	4	5	L1																	
	b	Draw the homing tree of machine 'M' shown in Table Q.8(b) and explain it. Analyze the response of machine 'M' to the homing sequence <table border="1"><tr><td rowspan="2">PS</td><td colspan="2">NS, Z</td></tr><tr><td>X=0</td><td>X=1</td></tr><tr><td>A</td><td>B,0</td><td>D,0</td></tr><tr><td>B</td><td>A,0</td><td>B,0</td></tr><tr><td>C</td><td>D,1</td><td>A,0</td></tr><tr><td>D</td><td>D,1</td><td>C,0</td></tr></table>	PS	NS, Z		X=0	X=1	A	B,0	D,0	B	A,0	B,0	C	D,1	A,0	D	D,1	C,0	8	5	L3
	PS	NS, Z																				
X=0		X=1																				
A	B,0	D,0																				
B	A,0	B,0																				
C	D,1	A,0																				
D	D,1	C,0																				
c	Derive the theorem: If an n-state machine has a synchronizing sequence, then it has one such sequence whose length is at most $\frac{n(n-1)^2}{2}$		8	5	L2																	



USN	1	S	J						
-----	---	---	---	--	--	--	--	--	--



## SJC INSTITUTE OF TECHNOLOGY

**(An Autonomous Institute under VTU, Belagavi)**

**1<sup>st</sup> SEMESTER M.Tech DEGREE SEMESTER END EXAMINATIONS APRIL 2025**

<b>Course:</b>	<b>ADVANCED SIGNAL PROCESSING</b>			
<b>Course Code:</b>	<b>MEC114C</b>	<b>Program:</b>	<b>M.Tech in Digital Communication &amp; Networking</b>	
<b>Max Marks:</b>	<b>100</b>		<b>Duration:</b>	<b>03 Hours</b>

**Note:**

1. Answer ONE question from each MODULE and Question 1 & 2 is compulsory.
2. Any missing Data can be suitably assumed.

Q. No.	Module - 1		Marks	CO	RBTL
Q1	a	Relate Sampling Theorem to Digital Signal Processing	4	1	L1
	b	Interpret the direct form I and direct form II filter realizations. $H(z) = \frac{0.5 - 0.5z^{-2}}{1 + 1.3z^{-1} + 0.36z^{-2}}$	8	1	L2
	c	Analyze the Convolution output for the following input x(n) and h(n) using Formula Method x[n] = 2δ[n+2] - δ[n+1] + δ[n]+2 δ[n-1] +2 δ[n-2] h[n] = -3δ[n+2] - 2δ[n+1] + 2 δ[n-1]-2 δ[n-2]	8	1	L3
Module - 2					
Q2	a	List any 4 types of window functions with formula used in FIR filter design.	4	2	L1
	b	Design a second-order digital lowpass Butterworth filter with a cutoff frequency of 3.4 kHz at a sampling frequency of 8,000 Hz.	6	2	L2
	c	The normalized lowpass filter with a cutoff frequency of 1 rad/sec is given as H <sub>P</sub> (S)=1/(s+1). Use the H <sub>P</sub> (S) and the Bilinear Transformation to construct a corresponding digital IIR LPF with a cutoff frequency of 15 Hz and a sampling rate of 90 Hz.	10	2	L3
Module - 3					
Q3	a	Show any 4 applications of multi-rate signal processing.	4	3	L1
	b	Make use of neat block diagram and sampling rate conversion by a factor L/M.	8	3	L2
	c	Develop an expression for the spectrum of a down sampler with necessary equations and show the effect of aliasing through waveforms	8	3	L3
OR					
Q4	a	Define Interpolation with a neat block diagram.	4	3	L1
	b	Explain Transform domain analysis of Interpolation with Necessary Mathematical expression	8	3	L2



	<b>c</b>	Model CD audio system working using principles of the up sampling and interpolation-filter processes	<b>8</b>	<b>3</b>	<b>L3</b>
<b>Module – 4</b>					
<b>Q5</b>	<b>a</b>	List 4 Practical Application of Filter Banks in Audio Coding.	<b>4</b>	<b>4</b>	<b>L1</b>
	<b>b</b>	Explain Polyphase Filter Structure and Implementation.	<b>8</b>	<b>4</b>	<b>L2</b>
	<b>c</b>	Analyze the adapter filtering method in Linear Predictive Coding (LPC) to encode speech signal.	<b>8</b>	<b>4</b>	<b>L3</b>
<b>OR</b>					
<b>Q6</b>	<b>a</b>	Define DFT filter bank.	<b>4</b>	<b>4</b>	<b>L1</b>
	<b>b</b>	Illustrate the sub band coding of speech signals.	<b>8</b>	<b>4</b>	<b>L2</b>
	<b>c</b>	Derive necessary equations in matrix for the two-channel quadrature mirror filter banks with the help of neat block diagram.	<b>8</b>	<b>4</b>	<b>L3</b>
<b>Module – 5</b>					
<b>Q7</b>	<b>a</b>	Define and Sketch 2D Impulse Function.	<b>4</b>	<b>5</b>	<b>L1</b>
	<b>b</b>	Summarize the properties of the 2D DFT i) Periodicity ii) Conjugate Symmetry iii) Separable iv) Product	<b>10</b>	<b>5</b>	<b>L2</b>
	<b>c</b>	Analyze the mathematical foundation of the Karhunen-Loève Transform (KLT). Given the matrix $X = \begin{bmatrix} 4 & -2 \\ -1 & 3 \end{bmatrix}$ determine its covariance matrix, eigen values, eigen vectors, and the corresponding KLT kernel.	<b>6</b>	<b>5</b>	<b>L3</b>
<b>OR</b>					
<b>Q8</b>	<b>a</b>	List the steps involved in Walsh Hadamard Transform	<b>4</b>	<b>5</b>	<b>L1</b>
	<b>b</b>	Summarize Linear shift Invariant (LSI) systems with an example of an discrete image $f[m, n]$ .	<b>6</b>	<b>5</b>	<b>L2</b>
	<b>c</b>	Given an 8×8 grayscale image, apply the 2D Discrete Cosine Transform (DCT) and systematically analyze the impact of quantization on image compression.	<b>10</b>	<b>5</b>	<b>L3</b>



# SJC INSTITUTE OF TECHNOLOGY

(An Autonomous Institute under VTU, Belagavi)

1<sup>st</sup> SEMESTER M.Tech DEGREE SEMESTER END EXAMINATIONS APRIL 2025

<b>Course:</b>	<b>MULTIMEDIA AND APPLICATIONS</b>			
<b>Course Code:</b>	<b>MEC115C</b>	<b>Program:</b>	<b>M.Tech in Digital Communication &amp; Networking</b>	
<b>Max Marks:</b>	<b>100</b>	<b>Duration:</b>	<b>03 Hours</b>	

**Note:**

1. Answer ONE question from each MODULE and Question 1 & 2 is compulsory.
2. Any missing Data can be suitably assumed.

Q. No.	Module - 1		Marks	CO	RBTL
Q1	a	Define the term 'multimedia.' Explain the basic form of representation of text, images, audio and video.	5	1	L1
	b	Explain with neat diagram, the Interactive television application for both cable and satellite network.	8	1	L2
	c	Analyze how a digital image produced by a scanner or digital camera is captured and stored within the memory of a computer.	7	1	L4
Module - 2					
Q2	a	Define Lossless and Lossy compression and illustrate it with an example.	4	1	L1
	b	Outline the operation of arithmetic coding, consider the transmission of a message comprising a string of characters with probabilities as given below: e=0.3, n=0.3, t=0.2, w=0.1, . =0.1 Compute the word needed to be transmitted is 'went.'	8	3	L2
	c	Identify the stages involved in a JPEG encoder and explain each stage in the encoder schematic.	8	3	L3
Module - 3					
Q3	a	What is DPCM? Explain the operation of a basic DPCM signal encoder with the help of block diagram.	5	3	L1
	b	Explain with relevant diagrams, sensitivity of the earing frequency and temporal masking used in perceptual coding.	8	3	L2
	c	Analyze the principles on which LPC codes are based, with the aid of a schematic diagram of an LPC encoder and decoder.	7	3	L4
OR					
Q4	a	What is MPEG? Describe MPEG forward adaptive bit allocation using perceptual coder.	5	3	L1

	<b>b</b>	Illustrate with a neat diagram, Dolby AC-2 and hybrid backward / forward adaptive bit allocation.	<b>8</b>	<b>3</b>	<b>L2</b>
	<b>c</b>	Analyze the working of a signal encoder and decoder with the help of a diagram, and examine how sub-band coding ADPCM improves sound quality at the same bit rate.	<b>7</b>	<b>3</b>	<b>L4</b>
<b>Module – 4</b>					
	<b>a</b>	What is H.263? Discuss Error resilience in H.263 standard.	<b>5</b>	<b>4</b>	<b>L1</b>
	<b>b</b>	Explain H.261 video compression standard with the help of macro block format and frame format.	<b>8</b>	<b>4</b>	<b>L2</b>
<b>Q5</b>	<b>c</b>	A digitized video is to be compressed using the MPEG-1 standard. Assuming a frame sequence of: IBBPBBPBBPBBBI..... and average compression ratios of 10:1 (I), 20:1 (P) and 50:1 (B), derive the average bit rate that is generated by the encoder for NTSC digitization format.	<b>7</b>	<b>4</b>	<b>L3</b>
<b>OR</b>					
	<b>a</b>	Define Motion estimation and compensation. Explain I-frame, P-frame and B-frame sequences with an example.	<b>5</b>	<b>4</b>	<b>L1</b>
<b>Q6</b>	<b>b</b>	Describe MPEG-7 standardization process of multimedia content with a neat diagram.	<b>8</b>	<b>4</b>	<b>L2</b>
	<b>c</b>	Apply the coding principles of MPEG-4 to describe its role in multimedia compression	<b>7</b>	<b>4</b>	<b>L3</b>
<b>Module – 5</b>					
	<b>a</b>	Define the term Quality of Service (QoS). List the qualities of traffic.	<b>5</b>	<b>2</b>	<b>L1</b>
<b>Q7</b>	<b>b</b>	Explain the operation of packet switching with a suitable diagram.	<b>8</b>	<b>2</b>	<b>L2</b>
	<b>c</b>	Analyze why is video encoder used to send the digital images across an Internet Protocol (IP) network? Also explain the functions of different types of VoD services.	<b>7</b>	<b>2</b>	<b>L4</b>
<b>OR</b>					
	<b>a</b>	What is RSVP? List the features of RSVP.	<b>5</b>	<b>2</b>	<b>L1</b>
<b>Q8</b>	<b>b</b>	Outline the operation of circuit switching with a suitable diagram.	<b>8</b>	<b>2</b>	<b>L2</b>
	<b>c</b>	Analyze the significance of MPEG-4 transport and examine its impact using suitable examples.	<b>7</b>	<b>2</b>	<b>L4</b>